meta data for this page
  •  

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
sensor:energy_harvesting [2025/04/27 20:21] – [LTC-3588 Features] vamsansensor:energy_harvesting [2025/04/27 20:27] (current) – vamsan
Line 16: Line 16:
 **PGOOD:** –0.3V to Lesser of (V<sub>OUT</sub> + 0.3V) or 6V \\ **PGOOD:** –0.3V to Lesser of (V<sub>OUT</sub> + 0.3V) or 6V \\
  
 +===== Pin functions =====
  
 +{{ :sensor:ltc_3588_6.png |LTC-3588 block diagram}}
 +
 +  * **PZ1 (Pin 1):** Input connection for piezoelectric element or other AC source (used in conjunction with PZ2). 
 +  * **PZ2 (Pin 2):** Input connection for piezoelectric element or other AC source (used in conjunction with PZ1). 
 +  * **CAP (Pin 3):** Internal rail referenced to VIN to serve as gate drive for buck PMOS switch. A 1µF capacitor should be connected between CAP and VIN. This pin is not intended for use as an external system rail. 
 +  * **VIN (Pin 4):** Rectified Input Voltage. A capacitor on this pin serves as an energy reservoir and input supply for the buck regulator. The VIN voltage is internally clamped to a maximum of 20V (typical). 
 +  * **SW (Pin 5):** Switch Pin for the Buck Switching Regulator. A 10µH or larger inductor should be connected from SW to VOUT. 
 +  * **VOUT (Pin 6):** Sense pin used to monitor the output voltage and adjust it through internal feedback. 
 +  * **VIN2 (Pin 7):** Internal low voltage rail to serve as gate drive for buck NMOS switch. Also serves as a logic high rail for output voltage select bits D0 and D1. A 4.7µF capacitor should be connected from VIN2 to GND. This pin is not intended for use as an external system rail. 
 +  * **D1 (Pin 8):** Output Voltage Select Bit. D1 should be tied high to VIN2 or low to GND to select desired VOUT (see Table 1). 
 +  * **D0 (Pin 9):** Output Voltage Select Bit. D0 should be tied high to VIN2 or low to GND to select desired VOUT (see Table 1). 
 +  * **PGOOD (Pin 10):** Power good output is logic high when VOUT is above 92% of the target value. The logic high is referenced to the VOUT rail. 
 +  * **GND (Exposed Pad Pin 11):** Ground. The Exposed Pad should be connected to a continuous ground plane on the second layer of the printed circuit board by several vias directly under the LTC3588-1.
 ===== LTC-3588 Nanopower Energy Harvesting Power Supply ===== ===== LTC-3588 Nanopower Energy Harvesting Power Supply =====
 {{anchor:ltc_3588}} {{anchor:ltc_3588}}